Pol Henarejos
|
d45fa9aae0
|
Added support for setMinPinLength.
Signed-off-by: Pol Henarejos <pol.henarejos@cttc.es>
|
2022-11-23 17:01:18 +01:00 |
|
Pol Henarejos
|
23c7e16e6e
|
Fix counting PIN retries.
Signed-off-by: Pol Henarejos <pol.henarejos@cttc.es>
|
2022-11-23 16:42:49 +01:00 |
|
Pol Henarejos
|
04868f2d7b
|
Added permissions support.
Signed-off-by: Pol Henarejos <pol.henarejos@cttc.es>
|
2022-11-23 13:00:28 +01:00 |
|
Pol Henarejos
|
4425722a71
|
Adding support for CBOR CONFIG.
This first support includes a vendor command for encrypting the key device with external key.
Signed-off-by: Pol Henarejos <pol.henarejos@cttc.es>
|
2022-10-17 17:37:39 +02:00 |
|
Pol Henarejos
|
7c271fc4f3
|
Fix counting mismatches.
Signed-off-by: Pol Henarejos <pol.henarejos@cttc.es>
|
2022-10-04 16:58:33 +02:00 |
|
Pol Henarejos
|
c2e16fda41
|
Fix change pin for protocol v2.
Signed-off-by: Pol Henarejos <pol.henarejos@cttc.es>
|
2022-10-04 00:00:03 +02:00 |
|
Pol Henarejos
|
f84d36b1da
|
Add return error when no pin is set on getUVToken.
Signed-off-by: Pol Henarejos <pol.henarejos@cttc.es>
|
2022-10-03 17:47:27 +02:00 |
|
Pol Henarejos
|
a294840425
|
Make more easy encryption/decryption with ProtocolV2.
Signed-off-by: Pol Henarejos <pol.henarejos@cttc.es>
|
2022-10-03 16:09:59 +02:00 |
|
Pol Henarejos
|
ad07052e6a
|
PIN protocol 2 fixes.
Tested with Webauthn.io
Signed-off-by: Pol Henarejos <pol.henarejos@cttc.es>
|
2022-09-27 22:09:46 +02:00 |
|
Pol Henarejos
|
2d5fffedb9
|
Fix resetting pin mismatches.
Signed-off-by: Pol Henarejos <pol.henarejos@cttc.es>
|
2022-09-22 19:24:28 +02:00 |
|
Pol Henarejos
|
864965c1fe
|
Fix verying when no paut is in use.
Signed-off-by: Pol Henarejos <pol.henarejos@cttc.es>
|
2022-09-22 09:59:17 +02:00 |
|
Pol Henarejos
|
08c3c3344c
|
Moving up and uv flags to paut.
Signed-off-by: Pol Henarejos <pol.henarejos@cttc.es>
|
2022-09-21 00:00:25 +02:00 |
|
Pol Henarejos
|
3dc7af05c1
|
More fixes.
|
2022-09-20 15:07:48 +02:00 |
|
Pol Henarejos
|
a3c60f762d
|
Reorganizing core0/core1 split.
Now CBOR and APDU (i.e., intensive processing) areas are executed on core1, while core0 is dedicated for hardware tasks (usb, button, led, etc.).
|
2022-09-20 14:39:59 +02:00 |
|
Pol Henarejos
|
f439b85de7
|
clientPIN passes the first test.
Signed-off-by: Pol Henarejos <pol.henarejos@cttc.es>
|
2022-09-20 11:38:59 +02:00 |
|